1. Introduction {#sec1-materials-10-00612}
===============

Solution-processed metal-oxide thin-film transistors (TFTs) are emerging as a potential replacement for amorphous and low-temperature polycrystalline silicon TFTs in active-matrix electronics including displays, sensor arrays, and driving circuits due to their relatively high carrier mobility and good scalability over a large area \[[@B1-materials-10-00612],[@B2-materials-10-00612],[@B3-materials-10-00612],[@B4-materials-10-00612]\]. In addition, their amorphous nature and high optical transparency in the visible range may open up a new promising application for transparent and wearable electronics. In general, the metal-oxide TFTs such as indium-gallium-zinc oxide exhibit a higher carrier mobility than that of the amorphous silicon and organic TFTs \[[@B5-materials-10-00612],[@B6-materials-10-00612]\]. However, in order to realize high definition, high frame-rate displays, and the relevant driving circuitry, the carrier mobility must be further improved while exhibiting good operational stability. For these reasons, various metal-oxide semiconductors \[[@B7-materials-10-00612],[@B8-materials-10-00612]\], gate dielectrics \[[@B9-materials-10-00612],[@B10-materials-10-00612]\], novel device structures \[[@B11-materials-10-00612],[@B12-materials-10-00612]\], and post treatments \[[@B13-materials-10-00612],[@B14-materials-10-00612]\] have been proposed to enhance the carrier mobility of these devices. Among the various approaches in achieving high mobility metal-oxide TFTs, using an ionic-type gate dielectric is a promising method of achieving both the high mobility and low voltage operation characteristics \[[@B15-materials-10-00612],[@B16-materials-10-00612],[@B17-materials-10-00612],[@B18-materials-10-00612],[@B19-materials-10-00612]\]. Previously, ion-gel-type gate dielectrics \[[@B20-materials-10-00612]\], protonated SiO~2~ gate dielectrics \[[@B21-materials-10-00612]\], and electrolyte gate dielectrics have been explored. Although these ionic-type gate dielectrics showed promising results for achieving high mobility devices, their limited operation at high frequencies may hinder their practical application in active-matrix electronics. In this respect, new types of ionic-type gate dielectrics, which are capable of operating at high frequencies, are now in high demand. Moreover, for the consistency in the fabrication process of oxide TFTs, solution processing of frequency-stable ionic-type gate dielectrics will be more favorable.

Here, we demonstrate solution-processed ionic-type gate dielectrics based on AlO*~x~* and a hybrid of AlO*~x~* and poly(4-vinylphenol) (PVP) materials. In particularly, the low-temperature solution-processed hybrid gate dielectric (HGD) exhibited reasonably high capacitance and dielectric constant, and only a slight decrease in areal capacitance was observed at high frequencies up to 1 MHz along with minimal hysteresis due to the local confinement of mobile ions inside the polymer networks and consequent suppression of electron-double-layer (EDL) effects \[[@B22-materials-10-00612]\]. In addition, using the solution-processed HGD gate dielectrics in indium oxide (InO*~x~*) TFTs, relatively high mobilities up to 24 cm^2^/Vs were achieved due to the formation of an acceptable EDL at the gate dielectric/InO*~x~* interface for high frequency applications. These results demonstrate that the low-temperature solution-processed HGD gate dielectrics may enable the high-mobility, low-voltage, and high-frequency operation of oxide TFTs.

2. Experimental Procedure {#sec2-materials-10-00612}
=========================

For the fabrication of an AlO*~x~* gate dielectric, an AlO*~x~* precursor solution was prepared by dissolving 0.8 M aluminum nitrate nonahydrate in 2-methoxyethanol (2-ME) followed by vigorously stirring at 75 °C for 12 h. For the HGD gate dielectric, a poly(4-vinylphenol) (PVP) precursor was dissolved by stirring in 2-ME for 12 h to form a 5 mg mL^−1^ solution. Then, an additional 5% PVP (AlO*~x~*: 5% PVP) was added to the AlO*~x~* precursor solution and stirred for 6 h at 75 °C. For the InO*~x~* channel formation by a solution process, 0.1 M indium nitrate was dissolved in 2-ME and stirred for 12 h at 75 °C. For the electrical characterization of solution-processed gate dielectrics, a heavily-doped n^+^ Si wafer was used as a substrate, and Si wafer/AlO*~x~*(or HGD)/Al (metal-insulator-metal; MIM) and Si wafer/AlO*~x~*(or HGD)/InO*~x~*/Al (metal-insulator-semiconductor; MIS) structures were constructed. The top Al was deposited by using a thermal evaporator with a shadow mask (effective area: 100 × 100 μm^2^). For the fabrication of InO*~x~* TFTs, a borosilicate glass was used as a substrate. Then, Cr gate electrode was deposited by e-beam evaporation and patterned by using standard photolithography and wet etching processes. Afterwards, the AlO*~x~* or HGD precursor solution was spin-coated over the gate electrode to form a gate dielectric layer. Thermal annealing treatment at 150, 250, 350, and 450 °C for 30 min was carried out in an ambient air condition, resulting in thicknesses of 89, 60, 50 and 40 nm, respectively. After the formation of the gate dielectric, an InO*~x~* precursor solution was spin-coated to form a channel layer and thermally annealed at 250 °C for 30 min, resulting in a thickness of 7 nm. For the source/drain electrodes, 60-nm-thick indium zinc oxide (IZO) was deposited by sputtering and patterned by a lift-off process ([Figure 1](#materials-10-00612-f001){ref-type="fig"}a). The channel width and length of the InO*~x~* TFTs were 100 μm and 10 μm, respectively. The thickness of the gate dielectric layer was measured by using spectroscopic ellipsometry, and to obtain the dielectric constant (ε*~r~*) of the film, the capacitance value (*C*) was first assessed by using a precision LCR meter and the dielectric constant was extracted using the following equation: $$C = \mathsf{\varepsilon}_{0}\mathsf{\varepsilon}_{r}\frac{A}{d}$$ where *C* is the capacitance, *A* is the overlapped area between top and bottom electrodes, *d* is the thickness of gate dielectric layer, and ε~0~ is the vacuum permittivity, respectively.

To evaluate the dielectric properties of AlO*~x~* and HGD films, areal capacitance vs. frequency and leakage current density vs. electric field were analyzed using a precision LCR meter and a semiconductor parameter analyzer, respectively. In addition, the electrical characterization and bias stability tests for the InO*~x~* TFTs were carried out using a semiconductor parameter analyzer under an ambient air condition with a relative humidity of \~33% and a temperature of 24 °C. For analyzing the transfer characteristics, the gate voltage was swept from −5 to 6 V with a voltage step of 0.1 V. Additionally, it should be noted that, since the degree of hysteresis in the transfer curves and the field-effect mobility of InO*~x~* TFTs with low-temperature annealed gate dielectric can vary with the gate-voltage sweep rate, we applied a gate-voltage sweep rate of 0.13 V/s for all TFT measurement.

3. Results and Discussion {#sec3-materials-10-00612}
=========================

In order to examine the dielectric properties of solution-processed AlO*~x~* and HGD layers, the areal capacitance vs. frequency (C-F) and the current density vs. electric field (J-E) characteristics were measured. In addition, the difference in the surface morphology of AlO*~x~* and HGD films is negligible. [Figure 2](#materials-10-00612-f002){ref-type="fig"}a,b show the areal capacitance vs. frequency data for AlO*~x~* and HGD gate dielectrics, respectively. In the case of the AlO*~x~* gate dielectric, the capacitance value and the corresponding dielectric constant showed an increasing trend with the annealing temperature. Particularly, with an annealing temperature of 150 °C, the dielectric constant was 7.09 (thickness of 89 nm), but it decreased to 6.11 and 5.11 when the annealing temperature was increased to 350 °C and 450 °C, respectively. In the case of HGD gate dielectric, a similar behavior was observed as shown in [Figure 2](#materials-10-00612-f002){ref-type="fig"}b. With an annealing temperature of 150 °C, HGD gate dielectric exhibited a dielectric constant of 8.15, and decreased to 6.10 and 6.01 when the annealing temperature was increased to 350 °C and 450 °C, respectively. It should be noted that the areal capacitance value and the corresponding dielectric constant were higher in the HGD gate dielectric, which can be attributed to the mobile ions in the polymer network combined with AlO*~x~* film. To further investigate the insulating properties, the current density vs. electric field measurements for AlO*~x~* and HGD gate dielectrics were carried out. [Figure 2](#materials-10-00612-f002){ref-type="fig"}c,d show the current density vs. electric field data for AlO*~x~* and HGD gate dielectrics, respectively. In the case of AlO*~x~* gate dielectric, even a low temperature annealing of 150 °C resulted in reasonable insulating properties. With the annealing temperature of 150 °C, the leakage current density was 4.45 × 10^−6^ A/cm^2^ at an electric field of 2 MV/cm. Further increasing the annealing temperature to 350 °C and 450 °C improved the insulating properties, and the current density was decreased to 4.44 × 10^−7^ A/cm^2^ and 8.29 × 10^−10^ A/cm^2^, respectively. In the case of HGD gate dielectric, even a low temperature annealing of 150 °C resulted in reasonable insulating properties. At an annealing temperature of 150 °C, the leakage current density was 1.47 × 10^−5^ A/cm^2^ at an electric field of 2 MV/cm. Increasing the annealing temperature to 350 °C and 450 °C improved the insulating properties and the current density was decreased to 1.47 × 10^−6^ A/cm^2^ and 2.37 × 10^−9^ A/cm^2^, respectively. Additionally, an AlO*~x~* and HGD film with the annealing temperature of 250 °C have insulator properties similar to those of 150 °C-annealed gate dielectric films, while thickness were decreased from 89 to 60 nm. The slightly high leakage current density observed in HGD gate dielectrics provides that a profound number of mobile ions may exist in the gate dielectric layer. However, even with the mobile ions, the leakage current density is reasonably low to be utilized as a gate dielectric layer.

The presence of mobile ions in the solution-processed AlO*~x~* and HGD gate dielectrics were further validated by measuring the areal capacitance change as a function of bias polarity. [Figure 2](#materials-10-00612-f002){ref-type="fig"}e,f show the areal capacitance vs. voltage (C-V) plots for AlO*~x~* and HGD gate dielectrics annealed at 150 °C, respectively. Here, the C-V characteristics were obtained using an MIS structure of Si wafer/AlO*~x~*(or HGD)/InO*~x~*/Al at frequencies of 100 kHz and 1 MHz (inset). As displayed, the areal capacitance increases when the bias polarity changed from negative to positive bias, which can be attributed to the formation of an EDL at the AlO*~x~*(or HGD)/InO*~x~* interface. Particularly, in the case of AlO*~x~* gate dielectric, the hysteresis was comparably larger than that of an HGD gate dielectric, possibly indicating a larger amount of residual mobile ions present in the film. As schematically illustrated in [Figure 2](#materials-10-00612-f002){ref-type="fig"}g, when a negative bias is applied to the Si wafer, positively charged mobile ions accumulate near the AlO*~x~*(or HGD)/Si wafer interface, while the negatively charged mobile ions move toward the AlO*~x~* or HGD/InO*~x~* interface. Since the majority carrier in the InO*~x~* semiconductor is an electron (an n-type), the negatively charged mobile ions near the AlO*~x~*(or HGD)/InO*~x~* interface repel the electrons in the InO*~x~* channel. However, when a positive bias is applied to the Si wafer, the positively charged mobile ions move toward AlO*~x~*(or HGD)/InO*~x~* interface. Then, these positively charged mobile ions accumulate electrons in the InO*~x~* channel, forming an EDL at the AlO*~x~*(or HGD)/InO*~x~* interface. This in turn increases the areal capacitance of the device. The different capacitance with applied bias frequency may constitute solid evidence of the formation of an EDL layer. The lower capacitance with larger hysteresis at high frequency (1 MHz) is likely due to the less responsive mobile ions inside the AlO*~x~* films.

Using the solution-processed AlO*~x~* and HGD layers as a gate dielectric, InO*~x~* TFTs were fabricated. [Figure 3](#materials-10-00612-f003){ref-type="fig"}a--c show the transfer characteristics of InO*~x~* TFTs fabricated with AlO*~x~* gate dielectric layer annealed at different temperatures. In the case of the 150 °C-annealed AlO*~x~* gate dielectric, an average field-effect mobility of 183.0 cm^2^/Vs was observed, which is remarkably high as compared to those made with SiO~2~ gate dielectrics \[[@B23-materials-10-00612],[@B24-materials-10-00612]\]. The exceptionally high mobility observed using the AlO*~x~* gate dielectric can be attributed to the formation of an EDL due to a large amount of residual --OHs inside the AlO*~x~* films \[[@B25-materials-10-00612]\]. In addition to the positive gate bias, a substantial number of electrons are accumulated near the AlO*~x~*/InO*~x~* interface due to the EDL formation. These additional electrons contribute to the drain current resulting in a high drain current and increased field-effect mobility, as well as a large counter-clockwise hysteresis. As mentioned above, the formation of EDL is due to the mobile ions, including --OH residues in the AlO*~x~* gate dielectric layer. As shown in [Figure 3](#materials-10-00612-f003){ref-type="fig"}b,c, the drain current and the field-effect mobility decreased as the annealing temperature increased. Particularly, with annealing temperatures of 250 °C and 350 °C, the field-effect mobility was decreased to 45.5 cm^2^/Vs and 5.47 cm^2^/Vs, respectively. At a higher annealing temperature, the number of mobile ions dramatically decreases, which drives the formation of a weak EDL and a low carrier concentration at the AlO*~x~*/InO*~x~* interface.

In the case of the HGD gate dielectric layer, similar behavior was observed. [Figure 4](#materials-10-00612-f004){ref-type="fig"}a--c show the transfer characteristics of InO*~x~* TFTs fabricated with the HGD gate dielectric layer annealed at different temperatures. The InO*~x~* TFTs fabricated with a 150 °C-annealed HGD gate dielectric showed an average field-effect mobility of 120.2 cm^2^/Vs. Additionally, in the case of 250 °C- and 350 °C-annealed HGD gate dielectrics, field-effect mobilities of 94.3 cm^2^/Vs and 16.1 cm^2^/Vs were observed, respectively, showing a similar decreasing trend with the annealing temperature. This decreasing trend of mobility with annealing temperature can also be attributed to the decrease of the mobile ions and corresponding weak EDL formation. The relatively superior mobility in the HGD devices can be described by the aforementioned polymer network confinement of the mobile ions in the HGD \[[@B20-materials-10-00612]\]. Nonetheless, the solution-processed HGD gate dielectrics allow the acceptable formation of EDL at the gate dielectric/InO*~x~* interface, which significantly enhances the electrical properties of InO*~x~* TFTs compared to the bare AlO*~x~* films. In addition, due to the high dielectric constant and low thickness of the gate dielectric layers, low voltage operation below 6 V was possible, enabling low power consuming electronic devices.

In oxide semiconductor-based TFTs, the operational stabilities under positive gate bias stress (PBS) and negative illumination gate bias stress (NBIS) are important factors. In order to determine the operational stability of InO*~x~* TFTs using the HGD gate dielectric, PBS and NBIS tests were carried out. [Figure 5](#materials-10-00612-f005){ref-type="fig"}a shows the variation of transfer characteristics in InO*~x~* TFTs under PBS. Here, the gate bias was set at +3 V, and the transfer curves were measured at 60, 360, and 3960 s. As shown in [Figure 5](#materials-10-00612-f005){ref-type="fig"}b, the device exhibited reasonably small threshold voltage shift (ΔV~T~ = −1.67 V) during the 3960 s of PBS. Typically, under PBS conditions, oxide TFTs tend to have positive V~T~ shift due to the electron trapping at the gate dielectric/semiconductor interface \[[@B26-materials-10-00612],[@B27-materials-10-00612],[@B28-materials-10-00612]\]. However, in the case of InO*~x~* TFTs using the HGD gate dielectric, a negative V~T~ shift was observed. This opposite behavior in V~T~ instability is possibly caused by the mobile ions present in the HGD gate dielectric. Particularly, under a continuous PBS condition, a significant amount of positively charged mobile ions move towards the InO*~x~*/HGD interface ([Figure 6](#materials-10-00612-f006){ref-type="fig"}a). These positive mobile ions, then, contribute to the accumulation of electrons in the InO*~x~* channel layer. However, due to the slow responsive characteristic of mobile ions \[[@B29-materials-10-00612],[@B30-materials-10-00612],[@B31-materials-10-00612]\], they tend to remain near the InO*~x~*/HGD interface causing a negative shift of transfer curves. In addition, the stability under the NBIS condition was also analyzed. [Figure 5](#materials-10-00612-f005){ref-type="fig"}c,d show the variation of transfer characteristics and V~T~ under NBIS condition, respectively. Surprisingly, the InO*~x~* TFT showed extremely high stability against NBIS and showed ΔV~T~ of −0.23 V (after 3960 s). Typically, the NBIS causes a significant negative V~T~ shift due to the ionization of neutral oxygen vacancies and negative-bias-induced hole injection in the gate dielectric layer \[[@B32-materials-10-00612],[@B33-materials-10-00612],[@B34-materials-10-00612],[@B35-materials-10-00612]\]. However, the InO*~x~* TFT with HGD gate dielectric showed negligible V~T~ shift under a prolonged light illumination and negative bias condition. This significant reduction in the V~T~ shift can be attributed to the neutralization of injected holes with the negatively charged mobile ions near the InO*~x~*/HGD interface ([Figure 6](#materials-10-00612-f006){ref-type="fig"}b). As a consequence, the device can exhibit a high operational stability under NBIS. Furthermore, it should be noted that the InO*~x~* TFTs with an HGD dielectric layer exhibited fast recovery after the PBS and NBIS tests. It was found that the V~T~ was recovered to original states after around 6 min, which can be attributed to the gradual neutralization of EDL during the recovery.

4. Conclusions {#sec4-materials-10-00612}
==============

In this paper, we demonstrated high-mobility, operationally stable InO*~x~* TFTs by using ionic-type AlO*~x~* and HGD gate dielectrics. The solution-processed AlO*~x~* and HGD exhibited reasonably high capacitance and dielectric constant, and only a small decrease in capacitance was observed at high frequencies, enabling a high frequency operation. Using the solution-processed HGD gate dielectrics with 350 °C annealing treatment, solution-processed InO*~x~* TFTs were fabricated with an average field-effect mobility of 16.1 cm^2^/Vs with minimal hysteresis. In addition, the HGD gate dielectric also suppressed the negative V~T~ shift during the NBIS condition, which enhanced the operation stability of the InO*~x~* TFTs.
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![(**a**) Schematic illustration of InO*~x~* TFTs using AlO*~x~* or HGD gate dielectric layer; (**b**) Photographs of an HGD solution before and after a thermal cross-linking.](materials-10-00612-g001){#materials-10-00612-f001}

![Electrical characteristics for solution-processed AlO*~x~* or HGD dielectric layer using metal-insulator-metal structure (MIM; Si/AlO*~x~* or HGD/Al) with the different annealing conditions (at 150, 250, 350, and 450 °C). The areal capacitance per area-frequency (C-F) of solution-processed (**a**) AlO*~x~* and (**b**) HGD dielectric layer; leakage current density-electric field (J-E) of solution-processed (**c**) AlO*~x~* and (**d**) HGD dielectric layer; the C-V characteristics of an (**e**) AlO*~x~* and (**f**) HGD gate dielectric (150 °C) at 100 kHz and 1 MHz (inset) using metal-insulator-semiconductor structure (MIS; Si/AlO*~x~* or HGD/InO*~x~*/Al); (**g**) the polarization mechanisms and electric double layer formation in InO*~x~* TFTs with HGD dielectric layer.](materials-10-00612-g002){#materials-10-00612-f002}

![Electrical characteristics of various solution-processed InO*~x~* TFTs on an AlO*~x~* dielectric layer for the different processed conditions. The transfer curves for InO*~x~* TFTs with (**a**) 150 °C-annealed; (**b**) 250 °C-annealed; and (**c**) 350 °C-annealed AlO*~x~* films; the dotted lines indicate the gate leakage current. Statistical distribution of field-effect mobilities for InO*~x~* TFTs with (**d**) 150 °C-annealed; (**e**) 250 °C-annealed; and (**f**) 350 °C-annealed AlO*~x~* films.](materials-10-00612-g003){#materials-10-00612-f003}

![Electrical characteristics of various solution-processed InO*~x~* TFTs on an HGD dielectric layer for the different processed conditions. The transfer curves for InO*~x~* TFTs with (**a**) 150 °C-annealed; (**b**) 250 °C-annealed; and (**c**) 350 °C-annealed HGD films. The dotted lines indicate the gate leakage current. Statistical distribution of field-effect mobilities for InO*~x~* TFTs with (**d**) 150 °C-annealed; (**e**) 250 °C-annealed; and (**f**) 350 °C-annealed HGD films.](materials-10-00612-g004){#materials-10-00612-f004}

![(**a**) Positive gate bias stability and (**b**) evolution of threshold voltage (V~T~) of solution-processed InO*~x~* TFTs with the 150 °C-annealed HGD dielectric layer (V~GS~ = +3 V, t = 3960 s); (**c**) negative gate bias illumination stability and (**d**) evolution of threshold voltage (V~T~) of solution-processed InO*~x~* TFTs with the 150 °C-annealed HGD dielectric layer (V~GS~ = −5 V, t = 3960 s).](materials-10-00612-g005){#materials-10-00612-f005}

![Schematic and energy band diagrams of corresponding V~T~ instability of solution-processed InO*~x~* TFT with the 150 °C-annealed HGD dielectric layer for (**a**) PBS and (**b**) NBIS tests.](materials-10-00612-g006){#materials-10-00612-f006}
